

## \* Sequential Logic Circuits:-

latch , Flip Flop , Types of Flip-Flops

### Types of Flip Flops

SR Flip Flop

D Flip Flop


JK Flip Flop

T Flip Flop

### Latch


NOR latch

NAND latch



Block Diagram of Sequential Logic Circuit.


### \* NOR latch:- (SR LATCH)



# \* TRUTH TABLE


S	R	Q	$\bar{Q}$	Action	A	B	Nor
0	0	Q	$\bar{Q}$	No change	0	0	1
0	1	0	1	Reset	0	1	0
1	0	1	0	Set	1	0	0
1	1	X	X	Invalid	1	1	0

## \* Active High SR LATCH = (NOR LATCH)




S	R	Previous state o/p $Q_n$	Current state o/p $Q_{n+1}$	Action
0	0	0	0	Previous output (or) No change
0	0	1	1	
0	1	0	0	Reset
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	X	Invalid.
1	1	1	X	

# \* Active low SR LATCH :- (NAND LATCH)



S	R	Q	$\bar{Q}$	Action
0	0	X	X	Invalid or Ind Set
0	1	1	0	Set
1	0	0	1	Reset
1	1	Q	$\bar{Q}$	No change



Note:- Invalid Conditions are called as Race around conditions.


S	R	$Q_n$	$Q_{n+1}$	Action
0	0	0	X	In-Valid (or) Indeterminant
0	0	1	X	
0	1	0	1	Set
0	1	1	1	
1	0	0	0	Reset
1	0	1	0	
1	1	0	0	Previous o/p (or) No change
1	1	1	1	



## \* Flip Flops:-




→ Gate SR Flip Flop (or) clocked SR Flip Flop (or)

SR Flip Flop :-




Edge triggered

- Positive edge (Rising)
- Negative edge (Falling)




High sensitive  
Clock



Negative Edge clock




Positive Edge clock




low sensitive  
clock

### \* SR FLIP FLOP BLOCK DIAGRAM :-





EN	S	R	Q <sub>n</sub>	Q <sub>n+1</sub>	Action
1	0	0	0	0	previous o/p (Q) No change of o/p
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	X	Invalid.
1	1	1	1	X	
0	X	X	0	0	No change
0	X	X	1	1	

## \* Timing Diagram:-



## \* Edge triggered (Positive) :- SR Flip-Flop (using NAND latch):-








\* SR F/F Truth table:-

clk	S	R	Q <sub>n</sub>	Q <sub>n+1</sub>	Action
↑	0	0	0	0	previous o/p (or) No change of o/p
↑	0	0	1	0	
↑	0	1	0	0	Reset
↑	0	1	1	0	
↑	1	0	0	1	set
↑	1	0	1	1	
↑	1	1	0	x	Invalid
↑	1	1	1	x	
0	x	x	0	0	No change
0	x	x	1	1	

\* Timing diagram:-



\* positive Edge triggered D Flip Flop:-




\* D F/F Truth table:-



clk	D	$Q_n$	$Q_{n+1}$	Action
$\uparrow$	0	0	0	Reset
$\uparrow$	0	1	0	
$\uparrow$	1	0	1	Set
$\uparrow$	1	1	1	
0	x	0	0	No change
0	x	1	1	



## \* Timing Diagram:-




## \* JK Flip Flop:-



clk	J	K	Q <sub>n</sub>	Q <sub>n+1</sub>	State
1	0	0	0	0	No change
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	1	Toggle
1	1	1	1	1	
0	x	x	0	0	No change
0	x	x	1	1	

\* T-FLIP FLOP:-



clk	T	Present state $Q_n$	Next state $Q_{n+1}$	State
1	0	0	0	No change
1	0	1	1	
1	1	0	1	Toggle
1	1	1	0	
0	x	0	0	No change
0	x	1	1	

\* CHARACTERISTIC EQUATIONS :-

S-R (Set - Reset) Latch :-

$Q_n$	S	R	$Q_{n+1}$	
0	0	0	0	0
0	0	1	0	1
0	1	0	1	2
0	1	1	(x) Invalid	3
1	0	0	1	4
1	0	1	0	5
1	1	0	1	6
1	1	1	Invalid (x)	7



\* characteristic equation:-

$$Q_{n+1} = S + R'Q_n$$

$$\Rightarrow (Q_n + \bar{Q}_n)(S + R'Q_n) + Q_n(\bar{S}R + SR')$$

$$\Rightarrow (1) S + (R'Q_n) + Q_n(\bar{S}R)$$

$$Q_{n+1} = S + \bar{R}Q_n \quad (or) \quad S + R'Q_n = Q_{n+1}$$

	$\bar{S}R$	$\bar{S}\bar{R}$	$SR$	$S\bar{R}$
$\bar{Q}_n$	0	1	X	1
$Q_n$	1	0	X	1

$$\begin{aligned} Q_{n+1} &= S + \bar{R}Q_n \\ &= 1 + (0 \cdot 1) \\ &= 1 + 1 = 1 \end{aligned}$$

\* D F/F  $\rightarrow Q_{n+1}$

$Q_n$	$D$	$Q_{n+1}$
0	0	0
1	0	0
0	1	1
1	1	1
0	X	0
1	X	1

	$D$	$\bar{D}$
$\bar{Q}_n$	0	1
$Q_n$	0	1

$$\begin{aligned} D(Q_n + \bar{Q}_n) \\ &= D \end{aligned}$$

$$Q_{n+1} = D$$

## \* JK Flip Flop

$Q_n$	J	K	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

$Q_n$	$\bar{J}K$	$\bar{J}\bar{K}$	$\bar{J}K$	$\bar{J}\bar{K}$
$\bar{Q}_n$	0	1	1	1
$Q_n$	1	0	0	1

$$Q_{n+1} = \bar{Q}_n (JK + \bar{J}\bar{K}) + Q_n (\bar{J}\bar{K} + JK)$$

$$Q_{n+1} = \bar{Q}_n J + K Q_n$$

## \* T Flip Flop:-

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n$	$\bar{T}$	T
$\bar{Q}_n$	1	1
$Q_n$	1	0

$$Q_{n+1} = \bar{T} Q_n + T \bar{Q}_n$$

## \* Excitation table for all flip flop.

### \* SR Flip Flop:-

Present $Q_n$	Next $Q_{n+1}$	Required i/p's	
		S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

\* D Flip Flop:-

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

\* JK Flip Flop:-


$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

\* T Flip Flop

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0



# \* Conversion of one Flip Flop to another Flip Flop



## \* Conversion of SR to JK F/F:-

Block Diagram

Excitation table

Required F/F Input		Present state $Q_n$	Next state $Q_{n+1}$	Actual F/F i/p's	
J	K			S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

\* Excitation table

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$S(J, K, Q_n) = ?$  J/K Truth table

$Q_n$	$Q_n \bar{K}$	$Q_n K$	$\bar{Q}_n \bar{K}$	$\bar{Q}_n K$
0	0	X	1	0
1	X	1	0	0

T/T  $\rightarrow$  Required F/F


Excitation table  $\rightarrow$  Actual F/F

$$S = J(\bar{Q}_n \bar{K} + \bar{Q}_n K)$$

$$\boxed{S = J \bar{Q}_n}$$

	$K\bar{Q}$	$\bar{K}Q$	$KQ$	$K\bar{Q}$
$\bar{J}$	X 0	1	3	2
J	4	5	7	6

$R = KQ$



\* Conversion of JK F/F to SR F/F :-

\* Excitation

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

S	R	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
1	1	0	X	1	X
1	1	1	X	X	1

$J(S, R, Q_n) = ?$

$\bar{R}\bar{Q}$	$\bar{R}Q$	$R\bar{Q}$	$RQ$
0	X	X	3
1	X	X	7


$$J = S(\bar{R}\bar{Q} + R\bar{Q})$$

$$J = S\bar{Q}$$

$$K = (J, R, Q_n) = ?$$

	$\bar{R}\bar{Q}_n$	$\bar{R}Q_n$	$RQ_n$	$R\bar{Q}_n$
$\bar{S}$	X <sub>0</sub>	1	1	X <sub>2</sub>
S	X <sub>4</sub>	5	1	X <sub>6</sub>

$$K = RQ_n$$



\* Convert D F/F to SR F/F :-

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1


S	R	$Q_n$	$Q_{n+1}$	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

$$D = (S, R, Q_n) =$$

	$\bar{R}\bar{Q}_n$	$\bar{R}Q_n$	$RQ_n$	$R\bar{Q}_n$
$\bar{S}$		1		
S	1	1		1

$$\begin{aligned} &\bar{R}Q_n(\bar{S}+S) + S(\bar{R}\bar{Q}_n + R\bar{Q}_n) \\ \Rightarrow &RQ_n + S\bar{Q}_n \end{aligned}$$





\* Conversion of SR F/F to D F/F :-

$Q_n$	$Q_{n+1}$	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

D	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	x
0	1	0	0	1
1	0	1	1	0
1	1	1	x	0

$S(D, Q_n) = \bar{D}$ 


$\bar{Q}_n$	$Q_n$	
0	0	1
1	0	1
0	1	1
1	1	1

 $\Rightarrow D(\bar{Q}_n + Q_n) = D$

$R(D, Q_n) = \bar{D}$ 

$\bar{Q}_n$	$Q_n$	
0	0	1
1	0	1
0	1	1
1	1	1

 $\Rightarrow \bar{D}(\bar{Q}_n + Q_n) = \bar{D}$



# UNIT-5


## SEQUENTIAL LOGIC CIRCUITS - II

State machines  
(Registers & Counters)

\* Registers:-

→ Shift registers

→ Buffer Register (Parallel input (or) output) :-



→ Controlled buffer Register :-

